UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor pkbaloch
Visitor
1,639 Views
Registered: ‎09-20-2017

How to get list of all registers in a design using Vivado ?

Jump to solution

Hi, 

 

I am trying to get a list of all registers in my design after synthesis using Vivado. 

In design compiler I can do this with {all_register} command, can someone help me how I can do it in Vivado?

Thanks. 

0 Kudos
1 Solution

Accepted Solutions
Voyager
Voyager
2,147 Views
Registered: ‎06-24-2013

Re: How to get list of all registers in a design using Vivado ?

Jump to solution

Hey @pkbaloch,

 

You can get a list of all Registers in Vivado with ...

[get_cells -hier -filter {PRIMITIVE_TYPE =~ FLOP*}]

... and if you want to output just the names, you can use ...

foreach cell [get_cells -hier -filter {PRIMITIVE_TYPE =~ FLOP*}] {puts [get_property NAME $cell]}

 

Best,

Herbert

-------------- Yes, I do this for fun!

View solution in original post

0 Kudos
2 Replies
Voyager
Voyager
2,148 Views
Registered: ‎06-24-2013

Re: How to get list of all registers in a design using Vivado ?

Jump to solution

Hey @pkbaloch,

 

You can get a list of all Registers in Vivado with ...

[get_cells -hier -filter {PRIMITIVE_TYPE =~ FLOP*}]

... and if you want to output just the names, you can use ...

foreach cell [get_cells -hier -filter {PRIMITIVE_TYPE =~ FLOP*}] {puts [get_property NAME $cell]}

 

Best,

Herbert

-------------- Yes, I do this for fun!

View solution in original post

0 Kudos
Highlighted
Visitor pkbaloch
Visitor
1,591 Views
Registered: ‎09-20-2017

Re: How to get list of all registers in a design using Vivado ?

Jump to solution

Thank you for help. 

I have another question can you please help me. 

In design compiler, we can use set_vsdc to know which RTL signal is mapped with which name. In Vivavdo can we know the name changing mechanism? 

0 Kudos