UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
5,396 Views
Registered: ‎12-18-2012

Problem exporting Pcore ip from Vivado_HLS for EDK

Jump to solution

Hello,

 

I am trying to export a design made for the virtex 7 evaluation boards for use in edk in vivado 2013.1

 

When I try to export the Pore i get an error stating that the design is synthesized for Vivado core and to change the set part directive to the ise tool. This , though, I have already done and yet i still get the same error? Does anyone have any ideas.

Exporting to the IP catalog works fine.

Also is it possible to export an IP from the IP catalog for use in EDK?

 

Thanks!

 

 

0 Kudos
1 Solution

Accepted Solutions
Adventurer
Adventurer
8,466 Views
Registered: ‎12-23-2012

Re: Problem exporting Pcore ip from Vivado_HLS for EDK

Jump to solution

Hi, adan, try below. Hope it will help. :-)

QQ拼音截图未命名.jpg

View solution in original post

0 Kudos
2 Replies
Adventurer
Adventurer
8,467 Views
Registered: ‎12-23-2012

Re: Problem exporting Pcore ip from Vivado_HLS for EDK

Jump to solution

Hi, adan, try below. Hope it will help. :-)

QQ拼音截图未命名.jpg

View solution in original post

0 Kudos
Adventurer
Adventurer
5,343 Views
Registered: ‎12-18-2012

Re: Problem exporting Pcore ip from Vivado_HLS for EDK

Jump to solution

thanks. But this does not solve my problem. My design uses vivado only cores and the Pcore for EDK option is not avalable in the Export RTL dialog box...I have posted a more specific question in another thread. Hope that it will be answered there...

 

Thanks for the reply

 

0 Kudos