UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
3,422 Views
Registered: ‎09-13-2016

SystemC bundle/group sc_in & sc_out ports

Hey everyone,

currently I do some tests with SystemC and Vivado HLS.

Everything works perfect, but when I export my IPcore all the ports that are generated are very unstructured. The interface I'm trying to generate is an AXI4S. Thats my result:

 

core_in_and_outputs.png

 

Does one of you know how I can bundle / structure the interfaces like shown below?

 

xapp1167_passthrough_example_interface.png

or here the extended interface:

bundle_port_question.png

 

Here you can see the code of my video_in ports:

    // video in
    sc_in <sc_uint<24> > video_in_tdata;
    sc_in <sc_uint<1> > video_in_tlast;
    sc_in <sc_uint<1> > video_in_tuser;
    sc_in <sc_uint<1> > video_in_tvalid;
    sc_out <sc_uint<1> > video_in_tready;

I only want do bundle them. The normal pragmas for the c/c++ code don't work.

Has somebody an idea how that works and could please help me?

Thanks in advance!