UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer ain0102
Observer
687 Views
Registered: ‎02-06-2018

What is the meaning of latency?

Jump to solution

Hi.

 

My HLS synthesis result.

hls_1.png

 

Does latency affect the operating time?

0 Kudos
1 Solution

Accepted Solutions
Explorer
Explorer
663 Views
Registered: ‎05-23-2011

Re: What is the meaning of latency?

Jump to solution

Hi

Latency describes the number of clock cycles for proccessing the date.
With a latency of 10 the IP needs 10 clockcycles for generating the output data (IP-Start at clockcycle 0, data ready with clockcylce 9).

If the initiation intervall has the same value as the latency the IP is blocked für new data in between.
If it has a smaler value, the IP can start to process the next data while it is still processing the old.
This is mostly the case if the IP contains several subfunctions which must run in sequence.

Kind regards
Thomas

1 Reply
Explorer
Explorer
664 Views
Registered: ‎05-23-2011

Re: What is the meaning of latency?

Jump to solution

Hi

Latency describes the number of clock cycles for proccessing the date.
With a latency of 10 the IP needs 10 clockcycles for generating the output data (IP-Start at clockcycle 0, data ready with clockcylce 9).

If the initiation intervall has the same value as the latency the IP is blocked für new data in between.
If it has a smaler value, the IP can start to process the next data while it is still processing the old.
This is mostly the case if the IP contains several subfunctions which must run in sequence.

Kind regards
Thomas