UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant aichamb
Participant
753 Views
Registered: ‎10-03-2017

error: expected ')'

 

void pavilion_hw(T LabelS1[DIM1][DIM2], T out predict_label1[DIMa][DIMb], T precision1[DIMc][DIMd],T prob_estimates_t1[DIMe][DIMf])

error :
where labels1: input and predict_label1 T precision1,T prob_estimates_t1:output

 

 

src1/main.cpp:214:47: error: expected ')'
void pavilion_hw(T LabelS1[DIM1][DIM2], T out predict_label1[DIMa][DIMb], T precision1[DIMc][DIMd],T prob_estimates_t1[DIMe][DIMf])

 

 

 

0 Kudos
2 Replies
Scholar u4223374
Scholar
732 Views
Registered: ‎04-26-2015

Re: error: expected ')'

T out predict_label1[DIMa][DIMb]

This is not a valid declaration. C does not have the port direction defined; HLS just infers that from the code. Delete the "out" and it should work.

0 Kudos
Xilinx Employee
Xilinx Employee
694 Views
Registered: ‎08-01-2008

Re: error: expected ')'

Can you please provide detail . You can refer some example design here
https://github.com/Xilinx/HLx_Examples

you can also check this quick look video
https://www.xilinx.com/video/hardware/getting-started-vivado-high-level-synthesis.html
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos