UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
340 Views
Registered: ‎11-01-2015

Can FF with fanout more than 1 be put into laguna register?

Hi,

 

In my design, there are some paths from FF in SLR0 (called tx_ff) to FF in SLR1 (rx_ff).

 

If the fanout of tx_ff is greater than 1, then can it be put into the laguna register?

If the fanout of rx_ff is greater than 1, then can it be put into the laguna register?

 

If the device is UltraScale, what's the answer?

If the device is UltraScalePlus, what's the answer?

 

Thanks,

0 Kudos
1 Reply
Moderator
Moderator
218 Views
Registered: ‎01-16-2013

Re: Can FF with fanout more than 1 be put into laguna register?

@araongao2015

 

I don't think it is possible:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug949-vivado-design-methodology.pdf#page=274

 

--Syed 

 

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos