UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie xiaotong12
Newbie
5,184 Views

[DRC 23-20] Rule violation (PLIDC-9) IDELAYCTRL DRC Checks...The REFCLK pin of a IDELAYCTRL instance should always be driven by clock buffer

Jump to solution

 I use VIVADO2015.03 and Virtex-7 mig ddr3 IP. During implementation, the error message is as follow:

 

ERROR: [DRC 23-20] Rule violation (PLIDC-9) IDELAYCTRL DRC Checks - REFCLK pin of IDELAYCTRL instance 'i_mig_ddr_controller/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200' is driven by 'clk200Mhz_ibuf'{IBUFDS}. This will lead to unroutable situation. The REFCLK pin of a IDELAYCTRL instance should always be driven by clock buffer

 

 

The clk200Mhz_ibuf is the clock of ddr3. Its funout is 2 and Vivado does insert BUFG for it during retarget phase of opt_design. But the place_design step through out the DRC error and ask for clock buffer. Is there any solution to eliminate the error?

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
7,527 Views

Re: [DRC 23-20] Rule violation (PLIDC-9) IDELAYCTRL DRC Checks...The REFCLK pin of a IDELAYCTRL instance should always be driven by clock buffer

Jump to solution

@xiaotong12@shirley_yang,

 

Can you try to manually instantiate BUFG on clk200Mhz net in the RTL.

 

You can also try to use CLOCK_BUFFER_TYPE attribute on the clock clk200Mhz. Check page number 43 in below user guide:

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_1/ug901-vivado-synthesis.pdf

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
3 Replies
Observer shirley_yang
Observer
3,875 Views

Re: [DRC 23-20] Rule violation (PLIDC-9) IDELAYCTRL DRC Checks...The REFCLK pin of a IDELAYCTRL instance should always be driven by clock buffer

Jump to solution

Hi,

Is there any update info refer to this problem?

Thanks!

0 Kudos
Moderator
Moderator
7,528 Views

Re: [DRC 23-20] Rule violation (PLIDC-9) IDELAYCTRL DRC Checks...The REFCLK pin of a IDELAYCTRL instance should always be driven by clock buffer

Jump to solution

@xiaotong12@shirley_yang,

 

Can you try to manually instantiate BUFG on clk200Mhz net in the RTL.

 

You can also try to use CLOCK_BUFFER_TYPE attribute on the clock clk200Mhz. Check page number 43 in below user guide:

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_1/ug901-vivado-synthesis.pdf

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Newbie xiaotong12
Newbie
3,837 Views

Re: [DRC 23-20] Rule violation (PLIDC-9) IDELAYCTRL DRC Checks...The REFCLK pin of a IDELAYCTRL instance should always be driven by clock buffer

Jump to solution

I remember we did try to manually insert BUFG in our code. You can try that. We changed a synthesis tool version (Protocompiler) now and seems there's no this issue.

 

Thanks,

Xiaotong

0 Kudos