UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer thennavanb
Observer
1,245 Views
Registered: ‎12-21-2015

OSERDESE3 with Serialized 3-State

Trying to implement OSERDESE3 with serialized 3-state. Referred  ug571-ultrascale-selectio.pdf

 

i need is to implement "ODDR with Internal Logic Flip-Flop 3-State" Figure 2-10,

But always implemented "ODDR with ODDR Serialized 3-State" Figure 2-11. its take two oserdes.

 

Is any constraint there forced to implement ODDR with Internal Logic Flip-Flop 3-State?

 

thanks in advance.

 

 

 

 

 

0 Kudos