UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie meg36
Newbie
224 Views
Registered: ‎04-25-2019

Regarding Vivado XDC file

I have used the following lines in XDC file:

1. set_property LOC GTXE2_CHANNEL_X0Y6 [get_cells Inst_PCIE_EP/pcie_core_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i]

2. set_property LOC GTXE2_CHANNEL_X0Y7 [get_cells Inst_PCIE_EP/pcie_core_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i]

3.set_property LOC PCIE_X0Y0 [get_cells Inst_PCIE_EP/pcie_core_i/pcie_top_i/pcie_7x_i/pcie_block_i] 

The bit file will get generate. But the following critical warnings appear for the above lines:

pic2.png

 

 

 

 

 

The hardware used: Kintex 7 -> xc7k325tffg676-1

Please provide the solution. Thank you.

 

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
214 Views
Registered: ‎05-22-2018

Re: Regarding Vivado XDC file

Hi @meg36 ,

Please check this AR# link:

https://www.xilinx.com/support/answers/56169.html

Thanks,

Raj

0 Kudos