cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
hunterkch
Observer
Observer
705 Views
Registered: ‎05-08-2018

Routing congestion problem even though low resource utilization

Jump to solution

Hi, 

I received a timing failure message due to the routing congestion problem during implementation.

A strange thing is that there is a congestion problem even though implementation utilization is not high.

Below is a report summary.

utilization.PNG

 

 

 

 

 

 

 

 

 

 

error_message.PNG

 

 

 

 

[Route 35-162] 43152 signals failed to route due to routing congestion. Please run report_route_status to get a full summary of the design's routing.
Below is a list of the top 10 physical nodes with signal overlaps and up to 5 of the signals that were contending for this node resource:
Resolution: Run report_route_status to get a full summary of the design's routing. To find the areas of the congestion, use the route congestion Metrics in the Device View and check the log file for the Congestion Report.

[Route 35-2] Design is not legally routed. There are 74033 node overlaps.
Resolution: Run report_design_analysis -congestion and -complexity to find potential sources of congestion in the areas where nets are not fully routed and review UG906 for design closure techniques.

[Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.

 

Is it a problem that I can get wrong with the Verilog description?

I wonder what approach is possible if it is not a problem with my logic.

Thanks for reading.

I also attached report_design_analysis -congestion log. 

 

0 Kudos
Reply
1 Solution

Accepted Solutions
liubo_fpga
Explorer
Explorer
667 Views
Registered: ‎04-28-2013

In many case, congestion problem is not caused by resources, but by timing.

You should check your timing constraints carefully first.

You can out put a suggestion report for reference like this:

report_qor_suggestions -all_checks -file my.suggest

nonsense

View solution in original post

0 Kudos
Reply
1 Reply
liubo_fpga
Explorer
Explorer
668 Views
Registered: ‎04-28-2013

In many case, congestion problem is not caused by resources, but by timing.

You should check your timing constraints carefully first.

You can out put a suggestion report for reference like this:

report_qor_suggestions -all_checks -file my.suggest

nonsense

View solution in original post

0 Kudos
Reply