UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor frznchckn
Visitor
11,576 Views
Registered: ‎03-17-2015

WARNING:LIT:334 - Clock pins of cascaded instances DSP48 symbol

I have a Virtex-4 design I'm porting from ISE 10.1 to ISE 14.7...

 

The design builds in 10.1 but I get the warning in the title when attempting to build in 14.7. I believe this is preventing ISE from packing these instances into the same DSP48 which drives up my DSP48 util past the number of available resources.

 

The funny part is that the clocks are all the same. 

 

Any thoughts why this warning is seen in 14.7 and not in 10.1?

0 Kudos
2 Replies
Instructor
Instructor
11,556 Views
Registered: ‎08-14-2007

Re: WARNING:LIT:334 - Clock pins of cascaded instances DSP48 symbol

I'm not sure why this would happen, but in 14.7 you have the option to use the "new parser" developed for 6-series and newer parts.  That gives you one more test to see if this issue was fixed.  In the "Other XST Command Line Options" enter:

 

-use_new_parser yes

-- Gabor
0 Kudos
Community Manager
Community Manager
11,469 Views
Registered: ‎06-14-2012

Re: WARNING:LIT:334 - Clock pins of cascaded instances DSP48 symbol

I would advise to check the clocks again in the synthesized design. Sometimes synthesis tool might have a different result.The warning complains that they arent same.  

 

Regards

Sikta

0 Kudos