cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Anonymous
Not applicable
1,052 Views

Vivado Installation - ZYNQ 7Z20

Jump to solution

Hi, 

I need to know if ZYBO Z7 20 come with device lock or device limited Vivado and SDK ? 

Does the WebPack version of Vivado also support ZYNQ 7Z20. Is there any limitation in programming and debugging ? 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
1,025 Views
Registered: ‎05-22-2018

Hi @Anonymous,

For information of Webpack License features, check this link:

https://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html#

For information on PArtial Reconfiguration, please check this link:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug909-vivado-partial-reconfiguration.pdf

Thanks ,

Raj

View solution in original post

6 Replies
Highlighted
Advisor
Advisor
1,047 Views
Registered: ‎04-26-2015

@Anonymous I'm pretty sure that the Zybo does not come with a Vivado license; you are expected to use the WebPack one.

 

The WebPack license has two limitations that I'm aware of:

(1) It doesn't support the larger chips (but the XC7Z020 is supported)

(2) It doesn't support partial reconfiguration

 

Everything else is identical to Design Edition.

Highlighted
Anonymous
Not applicable
1,038 Views

I guess WebPack license is fee.

What is the partial reconfiguration ? What about Debugging using JTAG Xilinx ILA core ? Is it supported in WebPack license ? 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
1,026 Views
Registered: ‎05-22-2018

Hi @Anonymous,

For information of Webpack License features, check this link:

https://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html#

For information on PArtial Reconfiguration, please check this link:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug909-vivado-partial-reconfiguration.pdf

Thanks ,

Raj

View solution in original post

Highlighted
Moderator
Moderator
941 Views
Registered: ‎06-14-2010

Hello @Anonymous,

Yes, this device (7Z20) is a Vivado WebPACK supported device and no additional licenses needed in Vivado to be able to fully generate your bitstream, targeting this particular part. This wouldn't have any timeout stamps in the bitfile. Time out stamp would only get added if you have any IP Core in your design and the bitstream was generated with a Hardware Evaluation license for this IP Core.

In relation to SDK, from Vivado 2016.1 release, no license is needed to use SDK either.
If you are using an older SDK release like from 2015.x and earlier,
back then SDK wasn't license-free and it required an SDK license (which was also provided for all users for free).
With newer versions of Vivado (from Vivado 2016.x and newer), this is no longer the case. 
When installing and using SDK standalone or SDK within Vivado, the license is not used/checked for anything.

Note: We are still providing this SDK feature in all of our licenses for backward compatibility reasons.
If needed, you can obtain either an Embedded_SDK license (www.xilinx.com/getlicenses -> Xilinx MicroBlaze/All Programmable SoC Software Development Kit license) or a Vivado WebPACK licence, as they all include an SDK feature in it.
The SDK licensing feature also comes with a full purchased Vivado licence.

Hope the above is clear.

If further clarification is needed, please let me know.

Kind Regards,
Anatoli Curran,
Xilinx Technical Support
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Highlighted
Anonymous
Not applicable
936 Views
@ Anatoli,

Thanks for reply.
0 Kudos
Highlighted
Advisor
Advisor
926 Views
Registered: ‎04-26-2015

@Anonymous

 

Partial reconfiguration allows you to reload the bitstream on one part of the FPGA without affecting the rest of it. This is useful for things like network switches/routers, where being able to swap interfaces on one port without disrupting any of the others is useful - people won't be happy if their internet breaks for a few seconds while the router reconfigures itself.

 

For WebPack devices the delay is a small fraction of a second (just because they're so much smaller than the huge Virtex Ultrascale+ devices used for top-end applications, and so they have less data to load) - and for most users its irrelevant anyway because you don't change bitstreams while the device is running.

 

The Xilinx ILA core is available in WebPack and has exactly the same features as in any other edition.