We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor forthesujeet
Registered: ‎03-23-2008

DDR MIG signals on Chipscope

I am trying to interface DDR SDRAM using MIG. 

I sucessfully got init_done (initilization done) signal i.e. DDR is properly caliberated and initiallized.

Since all Read/Write data, Read/Write enable signals and Addresses and synchronised with clock_tb,

so i tried to trace all these (Read/Write data and Addresses).

I am using clock_tb as chipscope clock but all traced buses (Read/Write data and Addressesshows only constant values for whole of the tracing period. why?

Is MIG in/out signals (Read/Write data and Addresses) is traceable or not?

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
Registered: ‎02-06-2013

Re: DDR MIG signals on Chipscope



Which device are you using?


How are you driving the data  and is this with the example design or your own design?


What is the trigger for the debug core?


There will be Debug signals for Memory controller option in the GUI while generating the core and if you enable it the debug

core will be connected by default in the core and can be used for debugging.




Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos
Visitor forthesujeet
Registered: ‎03-23-2008

Re: DDR MIG signals on Chipscope

I am using V4 Fx12.

This is my own "User Design" not Example Design.

MIG is set disabled for debug.

Trigger is for any time: X (not set for  1 or 0).


0 Kudos
Xilinx Employee
Xilinx Employee
Registered: ‎07-11-2011

Re: DDR MIG signals on Chipscope




If you enable debug option while MIG generation you will be able to see all calibration related signals. But ILA cores will be properly generated only with example design.

Please go through UG586 hardware debug section for more details on list of signals.

For user design you can comment out the traffic gen and have your own FSM driving app_* signals.


If you wish to capture app_*  signals then user your own ILA and have proper trigger conditions else you might not be able to see the correct signal transitions.


Hope this helps



Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos