UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer seanmesh
Observer
257 Views
Registered: ‎09-01-2015

DDR3 MIG 7 ECC False Positive

Greetings,

We're running the MIG 7 (Version 1.4) Microblaze sample project on Vivado/SDK 2018.3.

The data written is "manually" read and inspected using the Vivado SDK and found to be correct. On the other hand, the ECC register inspection incorrectly indicating a mismatch between write and read data for both correctable and uncorrectable errors (0x3). 

Does anyone have a working solution?

Thanks

MIG_7_DDR3_Settings.PNG
0 Kudos