cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
tweber
Visitor
Visitor
576 Views
Registered: ‎05-27-2020

DDR4 Interface for XAZU2EG-SFVA625

Jump to solution

Hi there,

we are currently trying to migrate a design, originally developed on a Spartan-7, to a Zynq UltraScale+ MPSoC XAZU2EG-SFVA625. In the old design, we were using DRAM via the MIG user interface. The MIG seems to not support the UltraScale architecture at all. However, during this process we realized, that there is no DRAM interface IP provided by Vivado 2019.2, compatible to our new FPGA. Where can we get these? Do we need to install additional IP cores in Vivado?

Thanks for all information you can provide on this topic

0 Kudos
1 Solution

Accepted Solutions
rpr
Moderator
Moderator
527 Views
Registered: ‎11-09-2017

Hi @tweber 

SBVA484, SFRA484, and SFVA625 packages do not support the PL memory interface - MIG.

https://www.xilinx.com/support/documentation/data_sheets/ds925-zynq-ultrascale-plus.pdf page no 52 Note : 1

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.

View solution in original post

5 Replies
rpr
Moderator
Moderator
545 Views
Registered: ‎11-09-2017

Hi @tweber 

Ultrascale memory interface generator PG150 - UltraScale Memory Product Guide

Supports User interface and optional AXI interface.

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos
tweber
Visitor
Visitor
535 Views
Registered: ‎05-27-2020

Thanks for this hint. We have already reviewed this document, and it describes exactly what we search for. However, the described IP seems not compatible to the XAZU2EG-SFVA625 FPGA (it would work for XAZU2EG-SFVA784 or others, though). Please see the attached screenshot from Vivado IP Catalog.

I assume the corresponding IP to the document and DDR4 is VLNV xilinx.com:ip:ddr4:2.2. Are we doing something wrong?

screenshot.png
0 Kudos
rpr
Moderator
Moderator
528 Views
Registered: ‎11-09-2017

Hi @tweber 

SBVA484, SFRA484, and SFVA625 packages do not support the PL memory interface - MIG.

https://www.xilinx.com/support/documentation/data_sheets/ds925-zynq-ultrascale-plus.pdf page no 52 Note : 1

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.

View solution in original post

bruce_karaffa
Scholar
Scholar
522 Views
Registered: ‎06-21-2017

Can you use the PS DDR memory interface for your design? 

0 Kudos
tweber
Visitor
Visitor
515 Views
Registered: ‎05-27-2020

That's a pity to hear, seems we have to change our FPGA or design if this is not supported on this model.

Using the PS DDR memory interface would introduce the need for a lot of changes in your design.

Anyways, thanks for your effort.

0 Kudos