UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant anupkini
Participant
579 Views
Registered: ‎05-16-2012

HBM IP example design with QuestaSim, read not working

Jump to solution

Hi All,

 

I am trying to build a design for XCVU37P-2 with HBM IP., Single Stack, no parity, using QuestaSim 10.7.

While running simulation, thre read address are accepted, but the read data (rvalid signal) is never received.

 

Kindly let me know if anyne has faced similar issue and how to proceed further.

 

Thanks,

Anup.

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
657 Views
Registered: ‎02-11-2014

Re: HBM IP example design with QuestaSim, read not working

Jump to solution

Hello @anupkini,

 

Please look into the following AR to get Questasim working with the HBM Example Design: https://www.xilinx.com/support/answers/71097.html

 

Let me know if this does not solve your problem.

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
1 Reply
Moderator
Moderator
658 Views
Registered: ‎02-11-2014

Re: HBM IP example design with QuestaSim, read not working

Jump to solution

Hello @anupkini,

 

Please look into the following AR to get Questasim working with the HBM Example Design: https://www.xilinx.com/support/answers/71097.html

 

Let me know if this does not solve your problem.

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------