cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Heisenberg_M
Visitor
Visitor
539 Views
Registered: ‎10-13-2020

KINTEX Ultra scale-DDR4 Data Read mode simulation problem: 1 model, 2 results?

Hi,
I use the ibis model to do data read mode simulation in Hyperlynx and Keysight ADS respectively. (signal from DDR4 SDRAM to Xilinx FPGA)
The result confounded me. The waveform in ADS is pretty good, while too bad in Hyperlynx. Besides, I found that data read waveform differs with/without PE2400.

What I mentioned above was illustrated by 4  figures attached below.

Is it normal for Xilinx read mode model?  Which one I can believe, ADS or Hyperlynx?

Thanks!

topology in Hyperlynx.pngWaveform in Hyperlynx.pngTopology in ADS.pngWaveform in ADS.png

 

topology in Hyperlynx.png
Waveform in Hyperlynx.png
Topology in ADS.png
Waveform in ADS.png
0 Kudos
3 Replies
frank_ma
Observer
Observer
445 Views
Registered: ‎09-10-2019

Your setting of Kintex IBIS Model is wrong in ADS schematic.

You should set Kintex IBIS as Input, and connect to the input pin of the IBIS.

 

calebd
Moderator
Moderator
372 Views
Registered: ‎01-09-2019

@Heisenberg_M 

Does frank_ma's response answer your question fully?  If so, could you please accept that as the solution?  Otherwise, can you elaborate if this question was not resolved?

Thanks,

Caleb


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our
Versal Blogs

------------------------------------------------------------------------------------------------
0 Kudos
Heisenberg_M
Visitor
Visitor
350 Views
Registered: ‎10-13-2020

Thanks for your reply,  frank_ma!

The setting of Kintex Ibis model in ADS is right. The Kintex model is a IO model, so it appears different from Hyperlynx.

You can try it in ADS.

0 Kudos