UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer jeffchen
Observer
356 Views
Registered: ‎07-06-2018

Slow Calibration in 7-series DDR3 Simulation

Jump to solution

Hi all,

I have searched some related topics about this issue (https://forums.xilinx.com/t5/Memory-Interfaces/7-series-DDR3-MIG-simulation-how-to-speed-up/td-p/513715). However, I am still wondering if there is an update about this or anything helpful. Following is the description.

I am using VC707 to develop the project, the system needs to load the data from PC to the FPGA. The amount of data is huge that the DDR3 must be used. However, as the title, the simulation includes the slow calibration, it takes around 10 mins on my computer to finish the calibration. Thus, I am wondering if there is a solution about this issue now? If not, is there any suggested strategies to design with the 7-series MIG? The way I know is ether waiting for the simulation or directly load on FPGA to test. Both of them are time comsuming. Hence, any command would be extremely appreciated !   

 

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
331 Views
Registered: ‎08-21-2007

回复: Slow Calibration in 7-series DDR3 Simulation

Jump to solution

Simulation is slow because we have to simulate the RTL for the Phaser in 7 Series. There are a variety of delays and edge adjustments in the Phaser that must be done and if one skips them then the memory system simply wont work. As you've set SIM_BYPASS_INIT_CAL = "FAST", there's no other way to get calibartion simulation faster.

View solution in original post

2 Replies
Xilinx Employee
Xilinx Employee
332 Views
Registered: ‎08-21-2007

回复: Slow Calibration in 7-series DDR3 Simulation

Jump to solution

Simulation is slow because we have to simulate the RTL for the Phaser in 7 Series. There are a variety of delays and edge adjustments in the Phaser that must be done and if one skips them then the memory system simply wont work. As you've set SIM_BYPASS_INIT_CAL = "FAST", there's no other way to get calibartion simulation faster.

View solution in original post

Observer jeffchen
Observer
305 Views
Registered: ‎07-06-2018

回复: Slow Calibration in 7-series DDR3 Simulation

Jump to solution

@krenReally thanks for your help! It seems that we can not do anything to the provided simulation environment. I think I may develop a simple behavior model to facilitate the design.

0 Kudos