UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie kelvinchan
Newbie
863 Views
Registered: ‎03-11-2018

Artix-7 - MIG with axi interconnect wready stays low after certain successful write cycles

HI all,

 

Suspecting write failed due to wready stays low after certain successful write cycles

I'm currently using the Artix-7 AC701 Evaluation Board to evaluate my custom IP design, my design is connected to MIG through an axi_interconnect where I discovered unsuccessful write to DDR possibly due to wready didn't assert back after writing certain cycles.

 

I have checked the rdata, araddr, rready, rvalid and rlast control signals, the data kind of follows the input data pattern but at some point there is a data shift.

 

Situation on trying out MIG example rdf0225-ac701-mig-c-2015-1

I tried to start from the MIG example project to work back from there but i find difficulty compiling the MIG example project even following the rdf0225-ac701-mig-c-2015-1 slides instructions, the compiled bit file performance didn't follow the bit file precompiled in the ready_to_download folder inside rdf0225-ac701-mig-c-2015-1

 

Could anyone please kindly advise on my situation ? 

 

Thank you so much for the help !

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
810 Views
Registered: ‎09-20-2012

Re: Artix-7 - MIG with axi interconnect wready stays low after certain successful write cycles

Hi @kelvinchan

 

If wready goes low, the values on wdata and wvalid should be retained until the wready goes high. This should be taken care in user logic. 

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos
Newbie terrytam
Newbie
789 Views
Registered: ‎03-18-2018

Re: Artix-7 - MIG with axi interconnect wready stays low after certain successful write cycles

Hi Deepika,

 

Thank you for your comment.

 

I'm a beginner to FPGA design especially on axi_interconnect interfaced with MIG, suppose I thought the wready signal should come back from MIG (or the DDR3 ram itself) ? Therefore, I was suspecting something wrong that causes MIG isn't response back after series of write cycles with wready signal low.

 

Would you please explain or provide more info on those relevant control signal handshaking mechanism ?

 

Thank you so much on replying.

 

Best,

Terry

0 Kudos
Moderator
Moderator
736 Views
Registered: ‎11-28-2016

Re: Artix-7 - MIG with axi interconnect wready stays low after certain successful write cycles

Hello @terrytam,

 

The ARM AMBA AXI protocol is a very common industry standard interface that's used in millions of designs.

ARM owns the protocol and you have to be register user in order to have access:

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0022d/index.html

 

However I'm sure with a few Google searches you will be able to find some training documentation on how AXI works.