UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

MIG DDR4 Implementation error

Highlighted
Adventurer
Posts: 52
Registered: ‎01-05-2018

MIG DDR4 Implementation error

Hello,

 

I use in my design a MIG-DDR4 IP core with memory reference MT40A512M16HA.

In the implementation phase, I had this error:

 

[Mig 66-99] Memory Core Error - [TOP_LEVEL_i/ddr4_MIG] Port(s) ddr4_ck_c[0],ddr4_ck_t[0],ddr4_adr[0],ddr4_adr[1],ddr4_adr[2],ddr4_adr[3],ddr4_adr[4],ddr4_adr[5],ddr4_adr[6],ddr4_adr[7],ddr4_adr[8],ddr4_adr[9],ddr4_adr[10],ddr4_adr[11],ddr4_adr[12],ddr4_adr[13],ddr4_adr[14],ddr4_adr[15],ddr4_adr[16],ddr4_ba[0],ddr4_ba[1],ddr4_bg[0],sys_clk_n,sys_clk_p,ddr4_bg[1],ddr4_cs_n[0],ddr4_cke[0],ddr4_odt[0],ddr4_act_n,ddr4_reset_n,ddr4_dqs_c[0],ddr4_dqs_t[0],ddr4_dm_n[0],ddr4_dq[0],ddr4_dq[1],ddr4_dq[2],ddr4_dq[3],ddr4_dq[4],ddr4_dq[5],ddr4_dq[6],ddr4_dq[7] is/are not placed. Assign all ports to valid sites.

 

 

Posts: 247
Registered: ‎02-11-2014

Re: MIG DDR4 Implementation error

Hey @hana_krichene,

 

The error message is just stating that you have not placed these following DDR4 Memory IP I/O's. I highly recommend looking into UG899 Chapter4: I/O Planning for UltraScale Architecture Memory IP found here:

 

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug899-vivado-io-clock-planning.pdf#page=50

 

We have a tool called the Byte Planner that you can use to assign Memory I/O's. It takes care of all the placement rules we have in Product Guide 150 for you.

 

If you have any other issues, please let us know.

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Adventurer
Posts: 52
Registered: ‎01-05-2018

Re: MIG DDR4 Implementation error

I placed the I/Os of my memory IP and now I have this error:

 

[Common 17-49] Internal Data Exception: Site type arc id '15' out of range.  The pips vector has 11 elements. The site type name is 'BITSLICE_RX_TX'.

Posts: 247
Registered: ‎02-11-2014

Re: MIG DDR4 Implementation error

Hello @hana_krichene,

 

Which version of Vivado are you using? Are you using default Synth/Implementation Strategies? Do you run into this issue using our example design?

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Adventurer
Posts: 52
Registered: ‎01-05-2018

Re: MIG DDR4 Implementation error

[ Edited ]

I use Vivado v2017.3.1 with default Synth/Implementation Strategies.

No problem with your example design.

Xilinx Employee
Posts: 78
Registered: ‎10-19-2015

Re: MIG DDR4 Implementation error

Hi @hana_krichene

 

When you tested with the example design, did you use the same pin locations in the top level XDC as what you are looking to do in your application? 

Can you tell me how you changed the pins to get past the first error? I'd like to know what tool or tcl commands you used and in which stage of the build you did this. 

 

Sometimes this happens if the system clock driving the IP is not placed in a valid location, you'd see another warning related to if that was the case. 

 

Sometimes this happens if the pin constraints are changed after synthesis. There is some physical configuration of the memory IP that happens during synthesis that links pins to the hard block. Occasionally this can get out of sync. 

We can check this by opening the synthesized design and running the tcl command implement_mig_cores -verbose

Send the output over and we can take a look to see if anything stands out. 

 

There is a chance that regenerating the output products and starting the build over again will work too. 

 

Regards,

M

 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------