UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
885 Views
Registered: ‎04-21-2018

MIG instantiation AXI interface.

Hello,

 

Why when we try to instantiate a MIG with the IP integrator on VIVADO the option AXI interface is automatically enabled whereas when we instantiate a MIG using the IP catalog the option AXI interface is automatically disabled?

 

axi.png
0 Kudos
6 Replies
Scholar jmcclusk
Scholar
880 Views
Registered: ‎02-24-2014

Re: MIG instantiation AXI interface.

Because of the context.   In the IP Integrator (block diagrams), everything connects with AXI.    The IP Catalog is more general purpose, and typically used for creating RTL blocks to drop into RTL designs.    AXI can't be assumed in this case.

Don't forget to close a thread when possible by accepting a post as a solution.
Moderator
Moderator
878 Views
Registered: ‎02-11-2014

Re: MIG instantiation AXI interface.

Hello @mildredhayes,

 

In IP integrator you can only use the AXI Interface (its ALWAYS enabled and ONLY enabled) for DDR2/DDR3. You cannot use QDRII+, QDR-IV, LPDDR2 and RLDRAM in IP Integrator. In IP Catalog, you can choose not to use the AXI Interface for DDR2/DDR3. QDRII+, QDR-IV, RPLDRAM and LPDDR2 will have the AXI Interface option greyed out by default as it is not usable. I am assuming you have something other than DDR2/DDR3 selected and that is why the AXI Interface option is greyed out and not select-able, but its difficult to see in your screenshot.

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Adventurer
Adventurer
842 Views
Registered: ‎04-21-2018

Re: MIG instantiation AXI interface.

I am using the VC707 board and the IP catalog doesn't offer the option AXI interface.

My goal is to use he IP generator as mentionned in this tutorial https://reference.digilentinc.com/learn/programmable-logic/tutorials/arty-getting-started-with-microblaze-servers/start to establish a ethernet connection between the FPGA and a PC.

Is there a testbench example that tests the MIG with the AXI interface?

0 Kudos
Moderator
Moderator
834 Views
Registered: ‎02-11-2014

Re: MIG instantiation AXI interface.

Hello @mildredhayes,

 

Those are steps for using an ARTY board and not for a VC707.

 

IP Catalog does allow you to use the AXI Interface for DDR2/DDR3 Only with Verilog language only per UG586:

axi_ug586.PNG

If you have the AXI Interface enabled and you build the IP Example Design, you will be delivered a sample AXI TG and a sample Test Bench for AXI.

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Highlighted
Adventurer
Adventurer
800 Views
Registered: ‎04-21-2018

Re: MIG instantiation AXI interface.

Yes but i suppose i could do something really similar too what is done for the Arty tutorial no?

0 Kudos
Moderator
Moderator
782 Views
Registered: ‎02-11-2014

Re: MIG instantiation AXI interface.

Hello @mildredhayes,

 

Yes you can do a similar flow since it looks like they are just setting up a Block Diagram in their setup guide.

 

Thanks,
Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------