UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

QDRII- caib_done not asserted

Highlighted
Adventurer
Posts: 80
Registered: ‎11-22-2016

QDRII- caib_done not asserted

Hi,

Working on a custom board with 144bit Cypress QDRII connected to virtex7(485t) FPGA. Generated a VHDL example design to test this interface using vivado 2016.4. The qdr2 memory controller has been configured with 400MHz clock(to drive qdr2 memory) and receives an input clock of 200MHz.

The captured ILA signals show that calib_done is not asserted and the debug_phy_status reads 0x16. Attaching the ila dump for reference. I would appreciate any help in understanding the issue for failure.

Adventurer
Posts: 80
Registered: ‎11-22-2016

Re: QDRII- caib_done not asserted

Please find the attached screen shots of the ILA.

 

Regards,

Manoj

 

ila_data1.png
ila_data2.png