UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor sssil
Visitor
828 Views
Registered: ‎03-19-2018

UG586-7series-MIG DDR3 Memory controller supports burst 4 critical word first?

Hi,

   DDR3 Modules are available with burst 4 critical word first. I would like to know whether xilinx DDR3 memory controller can be customized to get burst 4 critical word first. I have gone through 

 https://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v2_0/ug586_7Series_MIS.pdf and found in general features that burst length must be set to 8. In customizing the core section of the above pdf gives an equation for axi data width calculation based on that also for different mc to ddr3 clock ratio (4 or 2) burst length got is 8. In DDR3 there is mode register and using mode register set command burst length could be changed but externally we could give only read and write command in ddr3 memory controller. 

 

I would like to know whether xilinx DDR3 memory controller can be customized to get burst 4 critical word first?

0 Kudos
3 Replies
Moderator
Moderator
774 Views
Registered: ‎11-28-2016

Re: UG586-7series-MIG DDR3 Memory controller supports burst 4 critical word first?

Unfortunately there is no way to get any other burst setting than Burst Length = 8.  The controller's code is written for BL=8 only and it would take a near complete redesign of the core for it to support BC=4.

Visitor sssil
Visitor
747 Views
Registered: ‎03-19-2018

Re: UG586-7series-MIG DDR3 Memory controller supports burst 4 critical word first?

Hi,

    Thanks for your quick reply. can we customize UG586-7series-MIG DDR3 Memory controller for critical word first even though the burst length is 8?

0 Kudos
Moderator
Moderator
742 Views
Registered: ‎11-28-2016

Re: UG586-7series-MIG DDR3 Memory controller supports burst 4 critical word first?

Hello @sssil

 

OK, I think I understand your question a bit better.  The interfaces to the MIG core, either the regular app_interface or the AXI shim, have no intelligence for these concepts and the read data is always returned in the order in which the read commands were accepted.  The only way to get something like this is to design a complete custom controller.

0 Kudos