UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
133 Views
Registered: ‎08-15-2017

porting the ddr3 example design to questasim?which files should be used?

Jump to solution

ddr3.png

above is the  simulation of ddr3 example design  in vivado, and I want to simulate the example design in questasim obsolutly seperatly (not connecting to vivado),which files I should use?and which files is the ddr3 simulation model ?

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
75 Views
Registered: ‎08-21-2007

回复: porting the ddr3 example design to questasim?which files should be used?

Jump to solution

After the simulation export, all the files used source files will be listed in the do files. You can also type report_compile_order in tcl console to get the file list for simualtion.

0 Kudos
2 Replies
Moderator
Moderator
97 Views
Registered: ‎11-28-2016

Re: porting the ddr3 example design to questasim?which files should be used?

Jump to solution

Hello @microchip_zhang ,

I would first start by taking a look at UG900 the Vivado Design Suite Logic Simulation guide which also talks about third party simulators like QuestaSim:
https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug900-vivado-logic-simulation.pdf

The other document you need to look at is UG973 since it will tell you which operating systems, which OS versions, and which simulator versions are supported by the IPs for a specific Vivado release.  Here's a link to the 2019.1 version of UG973:
https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug973-vivado-release-notes-install-license.pdf

Here's a snippet from the Third Party Tools section which shows you that QuestaSim version 10.7c has been tested with the IPs released with Vivado 2019.1 and the Operation Systems it was tested with:
thrid_party_tools.PNG

Putting it all together there's an Export Simulation flow built in to Vivado to do exactly what you want.  Here you would go to File -> Export -> Simulation:
export_sim.png

In then GUI you then select your target simulator, the path for the pre-compiled simulation libraries which are required to run a sim with a 3rd party simulator, the export path, the option to use absolutes or copy files locally, and finally it will show you the generated TCL command:
export_sim_gui.png

Compiling the simulation libraries is also something done through the GUI through Tools -> Compile Simulation Libraries and is also talked about in UG900 in the Compiling Simulation Libraries section:
compile_sim_lib.PNG

Once you've compiled the sim libs and exported simulation you'll see a file called file_info.txt in the export directory which lists all the files required to run the simulation with a 3rd party simulator:
file_info.PNG

0 Kudos
Xilinx Employee
Xilinx Employee
76 Views
Registered: ‎08-21-2007

回复: porting the ddr3 example design to questasim?which files should be used?

Jump to solution

After the simulation export, all the files used source files will be listed in the do files. You can also type report_compile_order in tcl console to get the file list for simualtion.

0 Kudos