UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer sametcaglan
Observer
318 Views
Registered: ‎12-16-2015

40G Ethernet Subsystem low latency mode

Jump to solution

Hi,

I am just making simulation with 40G Ethernet Subsytem IP Core. I red the datasheet, it is written that low latency mode is available. Then I saw below section. And It is written that  153ns latency occurs in this clocking mode.

image.png

 

Then I opened the Open IP Example Design and tracked the clock signals. I made some changes with clocks but in simulation, again there is 304ns between tx_axis_tvalid and rx_axis_tvalid. How can I reduce latency from 304ns to 153ns.

 

Thanks.

 

Samet

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
230 Views
Registered: ‎05-01-2013

回复: 40G Ethernet Subsystem low latency mode

Jump to solution

The number doesn't include GT

3 Replies
Highlighted
Xilinx Employee
Xilinx Employee
231 Views
Registered: ‎05-01-2013

回复: 40G Ethernet Subsystem low latency mode

Jump to solution

The number doesn't include GT

Observer sametcaglan
Observer
205 Views
Registered: ‎12-16-2015

回复: 40G Ethernet Subsystem low latency mode

Jump to solution
Thanks a lot. Should I understand that in simulation minimum latency is 304ns and it includes GT.
0 Kudos
Xilinx Employee
Xilinx Employee
196 Views
Registered: ‎05-01-2013

回复: 40G Ethernet Subsystem low latency mode

Jump to solution

Yes.