UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer vermicelli
Observer
7,741 Views
Registered: ‎07-03-2014

Question about byte alignment in Kintex-7 GTX transceiver

I'm developing sata3.0 protocol by using Kintex-7 GTX transceiver.

When I read the user guide(UG476, page217), I'm confused by two highlighted paragraphs in the figure below.

alignment

According to the first paragraph, I should use some logic to monitor the status of RXBYTEISALIGNED when the line rate is greater than 5Gb/s (sata3.0 uses 6Gb/s line rate). But in the second paragraphs, it says this signal is unreliable when the OOB block is used.

 

What should I do about this signal?

Is there any other thing about the byte alignment should I pay attention to?

Tags (3)
0 Kudos
1 Reply
Moderator
Moderator
7,727 Views
Registered: ‎02-16-2010

Re: Question about byte alignment in Kintex-7 GTX transceiver

With SATA Gen 3.0 both paragraphs are applicable. In summary, you will need to have a logic to evaluate the correctness of RXBYTEISALIGNED output.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos