UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie monica001
Newbie
184 Views
Registered: ‎06-24-2019

SI Analysis

My board uses Zynq device with an 1G ethernet transceiver. I am doing SI analysis of ethernet signals on the board. But i don't know how to choose the proper signal name while assigning the IBIS model. For example, what does LVTTL_S_8_PSMIO mean?

0 Kudos
1 Reply
Highlighted
158 Views
Registered: ‎09-17-2018

Re: SI Analysis

LVTTL_S_8_PSMIO

Low voltage TTL, slow slew, 8 mA minimum drive current, from the processor system dedicated IO multiplexer.

8 mA is a good close match to 50 ohms, and slow slew is a good choice if you do not need the fastest output as it will have less RF emissions, and will induce less crosstalk in adjacent traces, and will have less ground a Vcc bounce, resulting in not exceeding the simultaneous switching output limits.  I believe it is the default.

l.e.o.