Showing results for 
Show  only  | Search instead for 
Did you mean: 
Registered: ‎05-25-2016

Source synchronous serial stream - best approach



I have a source synchronous serial stream coming in to a Kintex 160 FPGA.  I actually have 16x of these serial streams and they are all LVDS coming from a chip (THS788) at up to 300Mhz speeds.  Is it possible to use SERDES in the IOB to receive this data.  The serial stream could be up to 40 bits long and as I read the select IO resource documentation they are limited.  I have then read on the forums that you can cascade SERDES blocks together, but I'm unsure if I can cascade enough to receive a 40 bit stream.  Would it be better to plan on using 1 SERDES primitive or 2 cascaded together to receive the data in multiple "chunks"? 


I'm looking for general guidance and a best approach to implement these interfaces.  Below is a picture of an example serial stream the THS788 would be sending to the FPGA.



0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎06-30-2010

To clarify you are doing a 1:40 interface, the serial clock rate is 300Mhz and so the parallel rate is 7.5Mhz is that correct?

You can cascade but only 2 SERDES can be used so that 14 bits, see page 155 for more detail:

you can do as you suggest and capture the serial data at either 8 bits or 14 and then combine to 40 bits in the fabric.
Don’t forget to reply, kudo, and accept as solution.
0 Kudos