UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor wtl121
Visitor
548 Views
Registered: ‎06-07-2018

how to design NAND flash controller phy in v7 device

Hi,

I am adding a NAND flash to my design. how design NAND flash controller PHY in Virtex-7 device?

The DQS signal is transfer from flash chip to my FPGA device,along with the data, edge-aligned to the DQS,but i need that data bus signals center-aligned to the DQS edge, how to design my controller PHY for dqs and data bus? 

0 Kudos
3 Replies
Scholar dpaul24
Scholar
533 Views
Registered: ‎08-07-2014

Re: how to design NAND flash controller phy in v7 device

@wtl121,

 

. how design NAND flash controller PHY in Virtex-7 device?

I don't know.

 

The DQS signal is transfer from flash chip to my FPGA device,along with the data, edge-aligned to the DQS,but i need that data bus signals center-aligned to the DQS edge, how to design my controller PHY for dqs and data bus? 

Use an IDELAY element/s on the incoming data line/s for your desired amount of delay w.r.t your DQS. In this way the data bus signals can be made to be center-aligned with the DQS edge.

There has been many discussions on this in this forum. Search out the relevant posts and read them carefully, specially the explanations from forum member avrum.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos
Visitor wtl121
Visitor
522 Views
Registered: ‎06-07-2018

Re: how to design NAND flash controller phy in v7 device

WHAT?

0 Kudos
Visitor wtl121
Visitor
494 Views
Registered: ‎06-07-2018

Re: how to design NAND flash controller phy in v7 device

SORRY,I didnt see your replay!thx!

0 Kudos