UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor @neha
Visitor
4,383 Views
Registered: ‎04-23-2016

interfacing of Kintex7 with lite weight ip core(for ethernet)

Dear Sir,

 

I want to do some Real time image processing task on KC705 FPGA board. to send a image on FPGA I want to use ethernet. AndFor that i referred XAPP 1026 Reference design , but it gives some interfacing error after step 6:Run configuration and run application. I am very new in this field so i don't know How to interact with running software.

 

Can you give me some solution or some other easy method to make my application real time.

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
4,152 Views
Registered: ‎02-06-2013

Re: interfacing of Kintex7 with lite weight ip core(for ethernet)

Hi

 

What is the error message you are seeing?

 

Is this with default design or have you made any changes.

 

What is the source of your image in this in the FPGA or processor providing this?

 

 

 

 

 

 

 

 

 

 

 

 

 

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
0 Kudos