UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
5,117 Views
Registered: ‎06-04-2016

s_axi_aclk Clock frequency

I have designed a hardware-software based project in Vivado.  An IP was created and packaged with AXI lite interface. I want to know about the default frequency of  s_axi_aclk.

 

Thanks in advance

 

 

1 Reply
Teacher muzaffer
Teacher
5,112 Views
Registered: ‎03-31-2012

Re: s_axi_aclk Clock frequency

There is no default clock frequency for it. It depends on where it is connected. Open up the project in Vivado, look at the block diagram and trace the clock input to figure out what the source is. That source is probably going to be coming from the PS7 block FCLK_CLK0 or something like that. Next step is to find out the frequency set for that signal.
So the first step is where the clock is coming from and then figuring out the frequency of that source.
- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.