cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
1,020 Views
Registered: ‎10-03-2016

xapp524 - Will xapp524 work for 1 wire and 12/14 bit ddr mode?

 The xapp524 reference design, will it work in FPGA for 1 wire mode? Because I have doubt on frame clock block. Is anybody proved in FPGA?

3 Replies
Highlighted
Moderator
Moderator
957 Views
Registered: ‎04-18-2011

Hi,

Table 1 in the XAPP shows the valid combinations for Resolution/sample rate/bit clock rate/1-wire or 2-wire mode.
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Contributor
Contributor
931 Views
Registered: ‎10-03-2016

Hi,

 As per logic of Frame clock block, The derived frame clock from BUFR should vary according to mode (1 wire or 2 wire). But it doesn't happen in the provided design. Kindly reply to this query.

 

 

Thanks,

Highlighted
Contributor
Contributor
711 Views
Registered: ‎10-31-2017

I  have test 1-wire mode and it does not work.

my adc is afe5818, and it's configured to output DDR 16bit mode serial lvds.  xapp524 did not work

0 Kudos