UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer abhishek7
Observer
3,482 Views
Registered: ‎03-20-2017

how to invisible hierarchy of the design files in vivado 2016.4v

Hi I have encrypted my design  files using IEEE 1735 encryption and its successfully done and but am able to see the hierarchy of my design.so can i know how to prevent the visibilty of the design hierearchy??

0 Kudos
12 Replies
Xilinx Employee
Xilinx Employee
3,463 Views
Registered: ‎08-01-2008

Re: how to invisible hierarchy of the design files in vivado 2016.4v

check this tutorial it may help you
https://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_1/ug946-vivado-hierarchical-design-tutorial.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Moderator
Moderator
3,453 Views
Registered: ‎11-09-2015

Re: how to invisible hierarchy of the design files in vivado 2016.4v

Hi @abhishek7,

 

I am not sure about what you can do. All the options are in UG1118 (link) p88. I have never tried all  but it seems to be the child_visibility option. Did you try with delegated for synthesis?

 

Hope that helps,

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer abhishek7
Observer
3,450 Views
Registered: ‎03-20-2017

Re: how to invisible hierarchy of the design files in vivado 2016.4v

I Think child_visibility works only when the parent module is protected and child module is unprotected and what actions has to be taken to child module is defined by child_visibility...

0 Kudos
Moderator
Moderator
3,447 Views
Registered: ‎11-09-2015

Re: how to invisible hierarchy of the design files in vivado 2016.4v

Hi @abhishek7,

 

Did you try it?

 

I don't think there is more parameters available than in the UG...

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer abhishek7
Observer
3,444 Views
Registered: ‎03-20-2017

Re: how to invisible hierarchy of the design files in vivado 2016.4v

thanks florent

I will give a try but as per ug1118 when you see the child_visibility parameter it is applicable in simulation,synthesis and implementation but i have a doubt that how can i define this parameter particularly in simulation or synthesis or implemenation can you tell me some syntax.

0 Kudos
Moderator
Moderator
3,438 Views
Registered: ‎11-09-2015

Re: how to invisible hierarchy of the design files in vivado 2016.4v

Hi @abhishek7,

 

To have it only in synthesis, it should be something like:

`pragma protect control child_visibility = (activity==simulation)? “allowed” : “delegated”

 

You should use the example from UG1118 (p90) for help

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer abhishek7
Observer
3,434 Views
Registered: ‎03-20-2017

Re: how to invisible hierarchy of the design files in vivado 2016.4v

Hi florent i have tried but there is no change hierarchy is displayed
0 Kudos
Moderator
Moderator
3,425 Views
Registered: ‎11-09-2015

Re: how to invisible hierarchy of the design files in vivado 2016.4v

Hi @abhishek7,

 

I don't really know the standard so it is maybe not possible. Could you try:

 

`pragma protect control child_visibility = “delegated”

`pragma protect control runtime_visibility = “delegated”

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer abhishek7
Observer
3,424 Views
Registered: ‎03-20-2017

Re: how to invisible hierarchy of the design files in vivado 2016.4v


Hi florent i have tried but there is no change hierarchy is displayed
here is my key file written as shown below

`pragma protect control xilinx_configuration_visible = "false"
`pragma protect control xilinx_enable_modification = "false"
`pragma protect control xilinx_enable_probing = "false"
`pragma protect control runtime_visibility = "delegated"
`pragma protect control child_visibility = (activity==simulation) ? "delegated" : "delegated"
`pragma protect control decryption=(xilinx_activity==simulation) ? "true" : "true"
`pragma protect end_toolblock = ""
0 Kudos
Observer abhishek7
Observer
2,060 Views
Registered: ‎03-20-2017

Re: how to invisible hierarchy of the design files in vivado 2016.4v

hi Florent below configuration also not working
`pragma protect control child_visibility = “delegated”
`pragma protect control runtime_visibility = “delegated”
0 Kudos
Moderator
Moderator
2,044 Views
Registered: ‎11-09-2015

Re: how to invisible hierarchy of the design files in vivado 2016.4v

Hi @abhishek7,

 

Then if it is not working that means that there is no option to change the hierarchy names


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Observer abhishek7
Observer
2,026 Views
Registered: ‎03-20-2017

Re: how to invisible hierarchy of the design files in vivado 2016.4v

Hi florent am not really worried about the name changes of the design sources i need to just make the hierarchy invisible.

0 Kudos