UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
188 Views
Registered: ‎02-21-2019

xapp524 16-bit 1-wire simulation

I am trying to simulate the xapp524 with 16-bit 1-wire configuration.

constant Sim_C_AdcWireInt : integer := 1; -- 1-wire
constant Sim_C_FrmPattern : string := "1111111100000000"; -- 1-wire pattern.

The default configuration simulates without an issue.

But with the above configuration, it never becomes stable. I have attached a screenshot of the simulation

Screenshot_1.png

After staying in FE01, it keeps toggling between FEFF and FE00.

 

I saw that there are 2 posts with the same issue. But there had not been a solution suggested.

 

Tags (3)
0 Kudos
1 Reply
Moderator
Moderator
127 Views
Registered: ‎04-18-2011

Re: xapp524 16-bit 1-wire simulation

I am familiar with this XAPP but I have not simulated extensively.

can you explain what you mean when you say the default configuration works?

What set up is this?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos