UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor vineeshvs
Visitor
209 Views
Registered: ‎11-26-2018

BARs higher than 256MB not working in "AXI bridge for PCIe Gen3 Subsystem (3.0)"

I am currently using two BARs in the AXI bridge for PCIe.

The following combination works

BAR0 : 128MB, BAR1: 32MB

and the following doesn't work.

BAR0 : 256MB, BAR1: 32MB

Suggestions?

Notes

  1. I have tried other combinations which doesn't have size higher than 128MB, and those worked (Eg: (64MB, 32MB). So I assume there is no issue with bitstream generation and programming of the device.
  2. After loading the bitstream I reboot the device ($sudo reboot) and use the command $lspci -vv to see the memory regions in PCI.

Attached:

  1. Summary of the tests we have done
  2. PCIe bar settings (working one with 128MB, 32MB)

 

0 Kudos
1 Reply
Moderator
Moderator
84 Views
Registered: ‎02-16-2010

Re: BARs higher than 256MB not working in "AXI bridge for PCIe Gen3 Subsystem (3.0)"

@vineeshvs

Your observations seem related to the host machine capability to allocate memory to endpoint. Can you try the tests in a different host machine with more memory?

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos