UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer david.krolik
Observer
88 Views
Registered: ‎08-20-2019

PCI Express RF Data Converter design

Jump to solution

I'm currently developing a RF-ADC to PCI Express Design using the DMA/Bridge subsytem for PCI Express (4.1). My design is attached. If I connect my own AXI4 Stream counter blocks to the PCI block which I am using in DMA streaming mode, I can read the 255 bit incremenating data in the C2h streams fine. However, when I connect the RF-ADC design instead of my test counter blocks, I find that the host machine code cannot read the data eventhough the system ILA shows the data going into the PCI Express block (attached). I'm running out of ideas so grateful for any help.

Thank you in advance,

Diagram.png
IO.png
0 Kudos
1 Solution

Accepted Solutions
Observer david.krolik
Observer
45 Views
Registered: ‎08-20-2019

Re: PCI Express RF Data Converter design

Jump to solution

The issue turned out to be that the RF Data Converter does not have a tlast signal and so the DMA was hanging in the PCI block. Therefore, using a counter block to pulse the tlast signal solved the issue

0 Kudos
1 Reply
Observer david.krolik
Observer
46 Views
Registered: ‎08-20-2019

Re: PCI Express RF Data Converter design

Jump to solution

The issue turned out to be that the RF Data Converter does not have a tlast signal and so the DMA was hanging in the PCI block. Therefore, using a counter block to pulse the tlast signal solved the issue

0 Kudos