UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
282 Views
Registered: ‎05-14-2018

Can't select 5.0 GT/s with a width of x8 in the AXI Memory Mapped to PCI Express 2.8 on a xc7z045ffg900-2 in Vivado 2018.2

Jump to solution

Hello,

According to the following table, the XC7Z045 supports a PCIe configuration of Gen2 x8:

Screenshot_20190521_132051.png

However, when configuring the AXI Memory Mapped to PCI Express 2.8 IP in Vivado 2018.2, I can only select either 2.5 GT/s x8. I can however select 5.0 GT/s x4.

 

Screenshot_20190521_131946.pngScreenshot_20190521_131931.png

 

Is this a bug in the configuration wizard, am I missing something, or does this FPGA not actually support this configuration?

 

Thanks

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
202 Views
Registered: ‎06-29-2011

Re: Can't select 5.0 GT/s with a width of x8 in the AXI Memory Mapped to PCI Express 2.8 on a xc7z045ffg900-2 in Vivado 2018.2

Jump to solution

Hi @isaacjt 

I can confirm that the AXI MM PCIe IP is showing correct behaviour and Gen2 x8 is not supported with this IP. Only up to Gen2 x4 is supported and for x8 Gen1 is required. Table 1 is correct below as this is a restriction in the AXI MM PCIe IP and our 7 Series Integrated PCIe Block IP supports Gen2 x8. I have filed a CR for our document to clarify this in PG055 as this is not clear with reference to Gen2 x8 in it.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

Kind regards,
Gareth
1 Reply
Moderator
Moderator
203 Views
Registered: ‎06-29-2011

Re: Can't select 5.0 GT/s with a width of x8 in the AXI Memory Mapped to PCI Express 2.8 on a xc7z045ffg900-2 in Vivado 2018.2

Jump to solution

Hi @isaacjt 

I can confirm that the AXI MM PCIe IP is showing correct behaviour and Gen2 x8 is not supported with this IP. Only up to Gen2 x4 is supported and for x8 Gen1 is required. Table 1 is correct below as this is a restriction in the AXI MM PCIe IP and our 7 Series Integrated PCIe Block IP supports Gen2 x8. I have filed a CR for our document to clarify this in PG055 as this is not clear with reference to Gen2 x8 in it.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

Kind regards,
Gareth