UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
838 Views
Registered: ‎11-23-2017

PCIE example design problem

Hi,

 

I am trying to run the example design of DMA Subsystem for PCI Express on a ZC706 board.

I generated a Gen-2 X4 core using IP catalog. Then, I opened its example design and added constraints for sys_clk and sys_rst_n ports according to the board's schematic, i.e. sys_clk => MGTREFCLK0 of Bank 112 (N8, N7)  and sys_rst_n => PCIE_PERST (AK23). After synthesizing, I checked the PCIE data signals in the synthesized design. They all are at the right location according to the schematic.

However, when I program the FPGA using the example design and turn on the PC, the card is not recognized. I use Windows 7 and search for the new device in Device Manager.

It should also be noted that J19 jumper is on X4 (4 lanes) configuration.

 

Could anyone please help me?

 

Thanks in advance.

Tags (1)
0 Kudos
4 Replies
Highlighted
Xilinx Employee
Xilinx Employee
802 Views
Registered: ‎12-10-2013

Re: PCIE example design problem

Hi @mo69_hoseini,

 

Could you insert a JTAG debugger from the Debug Options menu and collect the data as described in:

https://www.xilinx.com/support/answers/68134.html

 

This should now be available in the 7-series devices.

 

 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Adventurer
Adventurer
789 Views
Registered: ‎11-23-2017

Re: PCIE example design problem

Thanks @bethe,

 

Unfortunately, the core does not have any debug options in Vivado 2017.2 :(

 

0 Kudos
Moderator
Moderator
780 Views
Registered: ‎02-16-2010

Re: PCIE example design problem

Can you try with axi pcie IP? I find this IP has JTAG debugger option to help with the debug.

axi_pcie_jtag_debugger.JPG

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
Adventurer
Adventurer
736 Views
Registered: ‎11-23-2017

Re: PCIE example design problem

It worked on another motherboard! Thanks again.
0 Kudos