UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer arunkumarka
Observer
476 Views
Registered: ‎06-23-2011

PCIE more DW0

Dear all,

            i am using the Xilinx PCIE example code in AC701 board.The code is for one Double Word(DW) transmission.I am planning to increase the throughput ,so can i modify the same code(PIO_TX_engine.vhd)  to transmit more Double word in one transmission.If possible can anyone suggest the modifications to do support more DW request from Processors.

 

Regards

Arun

Tags (1)
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
383 Views
Registered: ‎12-10-2013

Re: PCIE more DW0

Hi @arunkumarka,

 

The more recent devices (Ultrascale, Ultrascale+) benches include code for 2 DW.  You could reference those benches for a reference, noting that the user interfaces are different in these devices.

 

 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------