UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor zuoyu
Visitor
4,305 Views
Registered: ‎07-07-2009

Problem with the example_design

Hi,

 

I generated the pcie block plus v1.6 core, and implemented the example_design. Then I configured the V5 FPGA, and tried to access the memory space of the bar 1 using pcitree. But the system halted after several addresses had been visited. 

 

Thank you for help!

 

Message Edited by zuoyu on 07-07-2009 01:28 AM
0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
4,273 Views
Registered: ‎08-06-2008

Re: Problem with the example_design

The device that you are targeting, is it ES or the production device?

For PCIe block plus core after v1.5 you need production device.

The current core version is 11.1. You might want to try upgrading to a newer version.

 

0 Kudos
Xilinx Employee
Xilinx Employee
4,262 Views
Registered: ‎08-06-2008

Re: Problem with the example_design

Sorry the latest version is 1.11 not 11.1
0 Kudos