UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
7,593 Views
Registered: ‎04-21-2015

SP605 pcie problem - OS does not start

Hello everyone!
I'm trying to program fpga on sp605 with pcie example design (using ise 13.3) and face the problem. While sp605 with pcie example design inserted in PC slot - windows does not start. led_1 "user_reset" lights. If I add chip scope in the design using core output "user_clk_out" as clock signal, I see "slow or stopped clock" in it. Both signes mean that there is no clock signal on core outputs.
I tried also to program fpga with GTP transceiver core only to check with chip scope if there any clock signals on its outputs, and it was ok.
So it seems to me that there is some problem with example design.
I tried two mother boards and situations was the same.
Thank you!
Tags (2)
0 Kudos