cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
429 Views
Registered: ‎08-21-2017

Sharing a quad between PCIe and Aurora

I would like to have a 2-lane PCIe running on 5 Gbps, and 2-lane 64b66b Aurora running on 10 Gbps (or similar bitrate). FPGA is Kintex7 Speed grade 2, reference clock is 100 MHZ. I think I have problems sharing clock resources between 2 IPs, especially due to PCIE running with same usrclk1 and usrclk2, while Aurora has ratio 1:2. Any help is appreciated.

Thanks

Srdjan

0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
298 Views
Registered: ‎08-06-2008

There is a section on Shared Clocking in PG054.

https://www.xilinx.com/support/documentation/ip_documentation/pcie_7x/v3_3/pg054-7series-pcie.pdf

Have you reviewed it?

Also, the following answer record might be of help.

https://www.xilinx.com/support/answers/62267.html

Thanks.