02-05-2020 02:48 AM
i am to IP core so i wanted to try the PCI example design in vivado 2018.3 but got this error, so tried in vivado 2017.4 it worked fine except i wanted to do on implementation on VC707 board but i was not able to implement the example design as the logic was not present in the design source,if there is any reference design which can be implemeted on VC707 board or in 7 series please share the design,just wanted to transfer the data through pci using ip core but couldn't find any solution .
02-06-2020 07:51 AM
If you execute the following command after getting the error with the example design project. This will create the BRAM controller using v4.1 IP.
02-06-2020 09:40 PM
thank you gareth for the reply but after implementating i am not seeing any data transfer in the debug module is there any drivers like MET driver which generate traffic for virtex 7 boards and windows os ,all i find are linux drivers.