cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
10,833 Views
Registered: ‎10-20-2011

xapp1052 (v3.2), ISE 13.2, ML605, implementation problem

Hi,

I'm trying to implement BMD (xapp1052) PCIe 8x gen1 design but it doesn't work.

 

I  use core generator PCIe block: Virtex-6 Integrated Block for PCI Express Version: 1.7 and set the following parameters: Bar0: Memory, Size: 1 KB, Class Code - Sub-Class 08, reference clk 250.

 

Then I execute xilperl implement_dma.pl with the following options:

1)Default

2)Virtex-6 Integrated Block for PCI Express

3)ML605

4)5. x8 Gen 1

5) 2. C Grade (this supports v1.6 of the V6 PCIe core) - as I mentioned above I use version 1.7 of the core. ISE 13.2 doesn't provide 1.6

 

Implementation doesn't pass and I get timing errors:

 

Timing summary:
---------------

Timing errors: 2  Score: 189 (Setup/Max: 189, Hold: 0)

Constraints cover 643904 paths, 0 nets, and 15591 connections

Design statistics:
   Minimum period:   7.692ns (Maximum frequency: 130.005MHz)
   Maximum combinational path delay:   4.274ns
   Maximum path delay from/to any node:   7.338ns

 

 

I tried to implement PCIe 4x gen and it worked (125Mhz) but when I programed FPGA with the generated file, the device was not recognized (lspci didn't show the device - I use Ubuntu 10.04 for the implementation).

 

What may be wrong ? Maybe v1.7 of the PCI core is not handled properly ?

I would appriciate any hints! (I'm new to pcie)

 

Thanks,

Maciej

 

 

 

0 Kudos
8 Replies
Highlighted
Xilinx Employee
Xilinx Employee
10,822 Views
Registered: ‎04-06-2010

I believe you need to choose a 100mhz reference clock when you generate the core.

 

Hope this helps.

0 Kudos
Highlighted
10,814 Views
Registered: ‎10-20-2011

It turned out that ES silicon was the problem. I used PCIe core v1.3 and it helped.

 

However I don't understand why the 4x connection was negotiated despite the fact that this is 8x project ....?

Thanks,
Maciej

0 Kudos
Highlighted
Observer
Observer
10,797 Views
Registered: ‎07-15-2011

I tried the v1.6 and v1.5 they all can work on ml605 x8 gen1..I use the ise12.2 if you need the 1.6verion pcie core i can give it to you ..what's your email?

0 Kudos
Highlighted
10,781 Views
Registered: ‎10-20-2011

Thanks. I have sent my email as a pirate message It would great. But I'm not sure if ISE 12.2 module can be used with ISE 13.2 .... ?

It also make me wonder why those modules are not included in ISE 13.2  ....?

 

cheers,

Maciej

0 Kudos
Highlighted
Adventurer
Adventurer
10,633 Views
Registered: ‎06-10-2010

Hi,

I am also facing the exact problem mentioned in the first post. Everything is same for me - ISE13.2, v1.7 core, etc.

For me, even v1.3 is not working. I get the error:

ERROR:PhysDesignRules:2399 - The GTXE1 comp core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX has POWER_SAVE[4] set to an
   unsupported value and must be set to 1. Please see Answer Record 39430 for more information.

 

I don't want to do the hack, as it seems to be terrible going by this post:

http://forums.xilinx.com/t5/PCI-Express/PCIe-design-fixing-MAP-error-power-save-attribute-of-GTX-es/m-p/171288

 

Is the issue fixed in ISE 13.4. I have not yet installed it.

regards,

rajesh

 

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
10,625 Views
Registered: ‎06-01-2011

Hi Rajesh,

 

I belive for core v1.7 (even in 13.2) this issue has been fixed. But to fix this POWER_SAVE bit issue, look for your GTX instantiation in the GTX_wrapper_V6 file and change the fourth bit to 1. The file can be located in the source folder within the directory where your core was generated.


Code snippet:

GTXE1 # (

          .TX_DRIVE_MODE("PIPE"),          

          .TX_DEEMPH_1(5'b10010),          

          .TX_MARGIN_FULL_0(7'b100_1101),

          .TX_CLK_SOURCE("RXPLL"),          

          .POWER_SAVE(10'b0000110100),

          ....

 

Thanks,

Chris

0 Kudos
Highlighted
Adventurer
Adventurer
10,598 Views
Registered: ‎06-10-2010

Hi Chris,

I used v1.3, and performed the simple 1-bit edit. Now I am able to see the device in the PC device manager!

I am using x8, gen1.

 

Now I am facing a new issue. I am not able to update the driver for the same.

I am seeing the device as "System Devices -> PCI standard RAM Controller".

Following the steps mentioned in xapp1052, when I try to update the driver, in the step:   "Don't search. I will choose the driver to install", I am seeing the Model as "Compaq Deskpro Thermal Sensor". I am not seeing "PCI bus" as mentioned in xapp1052. But still I specify the file name "oemsetupXP.inf" present in "dma_performance_demo/win32_sw/win32_driver". I get the message "The specified location does not contain information about your hardware".

 

What is the solution for this.

Thanks and regards,

rajesh

 

0 Kudos
Highlighted
Adventurer
Adventurer
10,596 Views
Registered: ‎06-10-2010

Hi Chris,

I followed the solution provided in

http://forums.xilinx.com/t5/PCI-Express/Specified-location-does-not-contain-information-about-hardware/m-p/164622

 

The Device ID should be 6018. But it is 0007 in the oemsetupXP.inf file.

I changed the entry, and now it is working!!!

I am able to run the "DMA Applications" software!

 

thanks and regards,

rajesh

 

0 Kudos