I'm new to the AXI Quad SPI IP. I have an FPGA that controls a Clock IC through SPI. The FPGA gets commands from a processor. I want to use the AXI traffic generator to initialize the Clock IC and then use my own state machine that generates AXI transactions to the Quad SPI. The example IP Project for AXI Quad SPI does not simulate the address transactions that are in the .coe files when simulated. How do I get the example IP project to work in Vivado 2016.4?