the latency between ps & pl is on the order of 100 PS cycles at 660 MHz ie ~150ns. Depending on the size of the data needed to be transferred, the communication overhead will reduce your processing speed advantage. Using the processor to send individual words of data to the PL is a very slow method and it should be used only for very basic communication signals to a slave. The better partition is to make a control slave and a data transfer master in the PL. The slave receives the commands and addresses and the master in the PL reads all the source data through a high speed axi port (HPx or ACP), lets the processing engine do its job and write the data back similarly.
- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented.