cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
bbinb
Adventurer
Adventurer
1,809 Views
Registered: ‎07-09-2014

AXI Uartlite baud rate tolerance

Jump to solution

Hi,

 

I couldn't find any information about the tolerance percentage of AXI Uartlite IP core. 

 

I mean, if I use an axi uartlite IP with 115200 bps configuration, if the incoming signal is 113000 bps, can the module handle it? Maybe the tolerance rate is related to the AXI clock frequency ?

 

I can test it to the limits, but if someone knows that would be great.

 

Regards,

 

bbinb

Tags (3)
0 Kudos
1 Solution

Accepted Solutions
pvenugo
Moderator
Moderator
2,218 Views
Registered: ‎07-31-2012

Hi @bbinb,

 

Yes in Vivado 2014.2 the UARTlite IP error tolerance is 5% but from 2016.3 it is 3%.

 

 

Regards

Praveen 


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

0 Kudos
3 Replies
pvenugo
Moderator
Moderator
1,789 Views
Registered: ‎07-31-2012

Hi @bbinb,

 

AXI Uartlite from 2016.3 onward have limited baud rate support to avoid baud errors.
Maximum allowed baud error is 3.0% instead of 5 % as baud error calculation logic depends on operational frequency.

We are limiting the baud error tolerance to 3% for the error free operations which we support.


The supported baud rate shows up in IP customization depending on AXI clock selected which works.

 

For e.g. if AXI clock < 117 MHz you will see UARTlite baud support in IP configuration only up to 230400.

 

&

 

If AXI clock >= 117 MHz the UARTlite baud supports in IP configuration up to 921600.

 

Regards

Praveen


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
bbinb
Adventurer
Adventurer
1,783 Views
Registered: ‎07-09-2014

Hİ @pvenugo

 

Thank you very much for the info.

 

I am using Vivado 2014.2 what I understand is it was 5% but 3% after 2016.3 is it right?

 

I am using 50 Mhz AXI clock for 115200 bps. Can I assume at least 3% error tolerance? The problem is, my friend implemented a UART module with VHDL and its module couldn't communicate with a device having baud rate of 113000 bps, while I used Zynq and AXI Uartlite and I had no problem with communicating the same device. Then they asked me about the error tolerance rate of my UART module.

 

Regards,

 

bbinb

0 Kudos
pvenugo
Moderator
Moderator
2,219 Views
Registered: ‎07-31-2012

Hi @bbinb,

 

Yes in Vivado 2014.2 the UARTlite IP error tolerance is 5% but from 2016.3 it is 3%.

 

 

Regards

Praveen 


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

0 Kudos