Arty S7 DDR-MIG error

[kvanegmond]

When I am placing the MIG on an empty canvas (bd design) and run 'block automation' I'm getting an error:

[BD 41-1273] Error running apply_rule TCL procedure: can't read "board_if": no such variable
    ::xilinx.com_bd_rule_mig_7series::apply_rule Line 48

I'm running on Vivado 2017.3 and I've installed the Digilent board definition files.

Same approach for the Avnet A50T board is working fine....

[coryb]

Hey @kvanegmond,

This is a known issue with some Digilent board files. Most of their step-by-step guides say to ignore this as it is expected. The step that fails is bringing out out the ports externally from MIG. You can however still manually bring out the ports.

Thanks,

Cory

[kvanegmond · Accepted solution]

Problem solved, I've include a tcl script to generate the bd design.

This also shows what to do with the ref_clk of 200 MHz.