cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Observer
Observer
722 Views
Registered: ‎05-04-2018

Debuging cortex-M3 softcore and Zynq Ultrascale+

I have sythesized Cortex-M3 softcore processor on Zynq Ultrascale+ (ZC102) board. I am able to Debug my Cortex-M3 softcore using J-Link Debugger from Segger and for debugging the Zynq Ultrascale hard core, I am using JTAG HS3.

 

Is it possible to debbug both softcore and hard using same JTAG as I don't want to use extra debug pins from my FPGA?

I have read some suggestions of using BSCAN primitive to access the inner JTAG logic pins but could not find much info about the same. Has anyone already tried to instantiate BSCAN primitive?

 

 

 

 

0 Kudos
2 Replies
Highlighted
Moderator
Moderator
210 Views
Registered: ‎09-12-2007

I have verified this in Vitis on the ZCU102:

zcu102.PNG

0 Kudos
Highlighted
141 Views
Registered: ‎05-12-2020

Thank you for your answer. But in Vivado 2019.1 I cannot find a BSCAN TO JTAG CONVERTER. Only a JTAG TO BSCAN CONVERTER with a M_BSCAN port (master) instead of a S_BSCAN port (slave).

0 Kudos