cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
4,696 Views
Registered: ‎08-25-2014

PL<-->DDRC Latency

Jump to solution

Are there some published numbers on the PL<-->DDRC latency?  I'm specifically interested in worst-case read latency numbers for random access (ignoring the DDR latency numbers--these can be accounted for) for each of the ports.  From what I've read on these boards and in the documentation, the ACP has the lowest average latency, but can suffer from occasional long latency reads depending upon cache misses.  And the HPx ports have the highest throughput and are optimized for bursts, but has a longer average latency.

 

For our purposes, we need a latency of no more than about 600ns.  With DDR3-1066 (actually operating at 525MHz, so call it DDR3-1050), what would be the worst case read latency from the PL to the memory, with say 7-7-7-21.  It seems that even with these timing parameters, the DDR3 memory itself isn't a bottleneck.  But if the PL is at say 125MHz and the PS has pclk at 50MHz (so the DDR controller is a 525MHz), what is the latency through the interconnect and controller?

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Scholar
Scholar
8,110 Views
Registered: ‎09-05-2011

Re: PL<-->DDRC Latency

Jump to solution
0 Kudos
3 Replies
Highlighted
Scholar
Scholar
8,111 Views
Registered: ‎09-05-2011

Re: PL<-->DDRC Latency

Jump to solution
0 Kudos
Highlighted
Contributor
Contributor
4,674 Views
Registered: ‎08-25-2014

Re: PL<-->DDRC Latency

Jump to solution

sampatd, thanks for the link!

 

I'm already going down the path after finding the AXI Performance Monitor IP.  But the document you linked has lots of good stuff.

0 Kudos
Highlighted
Advisor
Advisor
299 Views
Registered: ‎10-10-2014

Re: PL<-->DDRC Latency

Jump to solution

@pladow6262 @sampatd  I was looking for an answer to your question too ... but I'm wondering if a refresh isn't far worse than the latency ... from a PL point of view, you have no idea when a refresh will occur. I'm not a DDR expert, but doesn't a refresh result in the DDR being unaccessible during many cycles?

** kudo if the answer was helpful. Accept as solution if your question is answered **
0 Kudos